1. Introduction {#sec1}
===============

Dual-input integrators with electronic tunability are useful functional components for numerous analog signal processing and waveforming applications \[[@B1]\]. A number of single and dual-input passive tuned integrators using various active building blocks are available \[[@B2], [@B3]\].

However, integrators with electronically adjustable time constant (*τ*) find some exclusive applications \[[@B4]--[@B6]\], for example, in electronically tunable biquadratic phase selective filter design \[[@B7]\], as electronic reset controller and phase compensator \[[@B8]\] for process control loops.

Quadrature sinusoid oscillators are widely used in orthogonal signal mixers, in PLLs and SSB modulators; some such oscillators based on various active devices, for example, voltage operational amplifier-VOA \[[@B9]\], CFOA \[[@B10], [@B12]\], CDBA \[[@B11], [@B16]\], CDTA \[[@B13]\], DDCC \[[@B14]\], CCCCTA \[[@B15]\], OTA \[[@B17]\], and DVCCTA \[[@B18], [@B19]\], are reported.

Here we present a simple electronically tunable dual-input integrator (ETDI) topology based on a composite current feedback amplifier- (CFA-) multiplication mode current conveyor (MMCC) building block. It has been pointed out in the recent literature \[[@B20], [@B21]\] that utilization of two different kinds of active elements to form a composite building block yields superior functional result in analog signal processing applications.

Hence the topic of quadrature sinusoidal oscillator design and implementation with better quality is receiving considerable research interest at present. A number of such oscillators using various active building blocks \[[@B9]--[@B17]\] are now available. Here, we present a new simple ETDI topology, based on a composite CFA-MMCC building block with grounded capacitor; subsequently, a double-integrator feedback loop (DIFL), with one inverting and the other noninverting, is utilized to design a linear VCQO wherein a pair of grounded *RC*-section selects the appropriate signal generation band and the control voltage (*V*) of the MMCC tunes oscillation frequency (*f* ~*o*~) linearly; no component matching constraint is involved here. This current conveyor element is quite an elegant building block with a dedicated control voltage (*V*) terminal; hence the MMCC is a versatile active component suitable for electronically tunable function circuit design.

It is seen in recent literature that such linear VCQO is a useful functional block which finds wide range of applications in emerging fields; namely, in certain telemetry-related areas it could convert a transducer voltage to a proportional frequency which is then modulated for subsequent processing \[[@B22]\], as quantizer for frequency-to-digital or time-to-digital conversion \[[@B23]\] and also as the spectrum monitor receiver \[[@B24]\] in cognitive radio communication studies.

Here, we present the design and realization of a new linear VCQO using the composite type active device; analysis shows that device imperfections, namely, port tracking errors (\|*ε*\| ≪ 1) and parasitic capacitors (*C* ~*z*,*m*~) at current source nodes, yield negligible effects on the nominal design, whereby the active-sensitivity figures are extremely low. Experimental measurements by simulation and hardware tests on the proposed design indicate satisfactory results with *f* ~*o*~-tunability in the range 60 KHz--1.8 MHz following the variation of a suitable control voltage (1 ≤ *V*(d.c.volt) ≤ 10) wherein a desired band-spread may be selected by appropriate choice of the grounded *RC* components \[[@B25]\], without any component matching constraint, even with nonideal devices.

2. Analysis {#sec2}
===========

The ETDI topology is shown in [Figure 1(a)](#fig1){ref-type="fig"}; the nodal relations of the active blocks are *i* ~*z*~ = *α* ~1~ *i* ~*x*~, *v* ~*x*~ = *β* ~1~ *v* ~*y*~, *E* = *δ* ~1~ *v* ~*z*~, and  *i* ~*y*~ = 0 for the CFA and *i* ~*z*~ = *α* ~2~ *i* ~*x*~, *v* ~*x*~ = *β* ~2~ *kEV*, *v* ~*o*~ = *δ* ~2~ *v* ~*z*~, and *i* ~*y*1~ = 0 = *i* ~*y*2~ for the MMCC where *k*( = 0.1/volt) is multiplication constant \[[@B11]\] and *V* is control voltage. The port transfer ratios (*α*, *β*, and *δ*) are unity for ideal elements; the imperfections may be postulated in terms of some small error coefficients (.01 ≤ \|*ε*\| ≤ .04) as *α* ≈ (1 − *ε* ~*i*~), *β* ≈ (1 − *ε* ~*v*~), and *δ* ≈ (1 − *ε* ~*o*~). Also, shunt-*rC* parasitic components appear \[[@B26]--[@B28]\] at the *z*-node of the blocks having typical values in the range of 3 pF ≤ *C* ~*z*,*m*~ ≤ 6 pF and 2 M*Ω* ≤ *r* ~*z*,*m*~ ≤ 5 M*Ω*; since resistance values used in the design are in KΩ ranges, their ratios to *r* ~*z*,*m*~ are extremely small and hence effects of *r* ~*z*,*m*~ are negligible in the design. It may also be mentioned that a low-value internal parasitic resistance (*r* ~*x*~ ≈ 45 *Ω*) appears in series with the current path at *x*-node of the devices; its effect can be minimized by absorbing *r* ~*x*~-value in the load resistors at these nodes. Routine analysis assuming *V* ~in~ = (*β* ~1~ *V* ~2~ − *V* ~1~) yields the open-loop transfer *F* ≡ *V* ~*o*~/*V* ~in~ in [Figure 1(a)](#fig1){ref-type="fig"} as$$\begin{matrix}
{F = \frac{\mu n}{\left\{ {s\tau_{o}\left\{ {1 + m} \right\} + \eta} \right\}\left\{ \left\{ {s\tau_{z} + 1 + \sigma} \right\} \right\}},} \\
\end{matrix}$$where$$\begin{matrix}
{\mu = \alpha_{1}\alpha_{2}\beta_{2}\delta_{1}\delta_{2} \approx \left( {1 - \varepsilon_{t}} \right),} \\
{\varepsilon_{t} = \varepsilon_{i1} + \varepsilon_{i2} + \varepsilon_{v2} + \varepsilon_{o1} + \varepsilon_{o2},} \\
{n = \frac{r_{2}}{r_{1}},\quad\quad m = \frac{C_{m}}{C} \ll 1,\quad\quad\tau_{z} = C_{z}r_{2},} \\
{\eta = \frac{R}{r_{m}} \ll 1,\quad\quad\sigma = \frac{r_{2}}{r_{z}} \ll 1,} \\
{\frac{\omega}{\omega_{z}} \ll 1;\quad\omega_{z} = \frac{1}{\tau_{z}},} \\
{\tau_{o} = \frac{10RC}{V};\quad\quad k = 0.1\left( \text{volt}^{- 1} \right).} \\
\end{matrix}$$

It may be seen that effect of *C* ~*m*~ may be compensated by absorbing its value in *C* since both are grounded \[[@B25]\], an attractive feature for microminiaturization. The noninverting input signal is also slightly altered; in practice, however, the deviation is quite negligible as we observed during the experimental verification.

The port errors alter the magnitude response slightly by a factor (1 − *ε* ~*t*~); however, a phase error (*θ* ~*e*~) is introduced at relatively higher side of frequency *ω* ~*z*~( = 1/*τ* ~*z*~), given by *θ* ~*e*~ = arctan(*ω*/*ω* ~*z*~). Since *C* ~*z*~ ≪ *C*, *ω*/*ω* ~*z*~ ≪ 1; that is, *θ* ~*e*~ ≈ 0; typical values \[[@B27]\] indicate that if *C* ~*z*~ ≈ 4 pF, then *f* ~*z*~ ≈ 41 MHz with *r* ~2~ ≈ 1 KΩ (typical) which yields *θ* ~*e*~ ≈ 3° at 2.5 MHz around the nominal phase of *π*/2. The quality factor (*q*) of the integrator is derived as *q* ≈ (1/tan*θ* ~*e*~) ≫ 1.

Hence, it is seen that the effects of device nonidealities are quite negligible; assuming therefore that *ε* ≈ 0 and *r* ~2~ = *r* ~1~ for simplicity, we get the desired ETDI transfer (*F*) from ([1](#EEq1){ref-type="disp-formula"}) as$$\begin{matrix}
{F \equiv \frac{V_{o}}{\left( {V_{2} - V_{1}} \right)} = \frac{1}{s\tau_{o}}.} \\
\end{matrix}$$

3. Linear VCQO Design {#sec3}
=====================

The proposed oscillator is designed with DIFL using the block diagram of [Figure 1(b)](#fig1){ref-type="fig"}; neglecting port errors (*ε* ≈ 0) in ([1](#EEq1){ref-type="disp-formula"}), we get the loop-gain (*F* ~*o*~ ≡ *F* ~1~ *F* ~2~) of the DIFL, assuming *m* ≪ 1 and *n* = 1, as$$\begin{matrix}
{F_{o} = - \left\{ {s^{2}\tau_{o1}\tau_{o2}\left\{ {s\tau_{z1} + 1} \right\}\left\{ {s\tau_{z2} + 1} \right\}} \right\}^{- 1}.} \\
\end{matrix}$$The MMCC block is shown in [Figure 1(c)](#fig1){ref-type="fig"}.

Total phase shift (Φ) of loop-gain is$$\begin{matrix}
{\Phi = \pi - \left\lbrack {2\left\lbrack \frac{\pi}{2} \right\rbrack + \left\{ {\arctan\left\{ \frac{\omega}{\omega_{z1}} \right\} + \arctan\left\{ \frac{\omega}{\omega_{z2}} \right\}} \right\}} \right\rbrack.} \\
\end{matrix}$$

The parasitic phase components are extremely low since the lossy capacitors (*C* ~*z*,*m*~) create distant pole frequencies compared to the usable frequency range; hence the input and output stimulus of the DIFL would be in same phase at unity gain and closure of loop incites sinusoid oscillations build-up; the corresponding characteristic equation is$$\begin{matrix}
{\left( {s^{2}\tau_{o1}\tau_{o2} + 1} \right) = 0} \\
\end{matrix}$$which yields the oscillation frequency after putting *s* ≡ *jω*, as$$\begin{matrix}
{\omega_{o} \equiv \frac{1}{\sqrt{\left\{ {\tau_{o1}\tau_{o2}} \right\}}} = \frac{kV}{\left\{ \sqrt{\left( R_{1}C_{1}R_{2}C_{2} \right)} \right\}}.} \\
\end{matrix}$$

With equal-value *RC* components and *k* = 0.1/volt, ([7](#EEq12){ref-type="disp-formula"}) yields *f* ~*o*~ = *V*/(20*πRC*); thus linear tunability of *f* ~*o*~ is obtained by directly applying the control voltage (*V*) of MMCC unit. No additional *g* ~*m*~ to current conversion circuitry as compared to previous realizations using OTA \[[@B13], [@B17]\] is required. The active *ω* ~*o*~-sensitivity is calculated as *S* ~*ε*~ ^*ω*~*o*~^ = 0.5*ε*/(1 − *ε* ~*t*~) ≪ 0.5. The frequency-stability (Ψ) is derived as Ψ = 1, using the relation Ψ ≡ {ΔΦ/(Δ*u*)}\|~*u*=1~ where *u* = *ω*/*ω* ~*o*~.

4. Experimental Results {#sec4}
=======================

The proposed ETDI of [Figure 1(a)](#fig1){ref-type="fig"} is built with readily available ADF-844/846 type CFA device \[[@B28], [@B29]\]; since MMCC \[[@B30]\]-chip is not yet commercially available, we configured it \[[@B11], [@B31]\] as shown in [Figure 1(d)](#fig1){ref-type="fig"}, with four-quadrant multiplier (ICL-8013 or AD-534) coupled with a current feedback amplifier (CFA) device (AD-844 or AD-846). The bandwidth of the CFA device is almost independent of the closed loop-gain at high slew rate values \[[@B28], [@B29]\]. This yields the element to be particularly advantageous for various signal processing/generation applications. Recently, reports on superior versions of the CFA element (OPA-695) have appeared \[[@B32]\] indicating very high slew rate (\~2.5 KV/*μ*s) and extended bandwidth (\~1.4 GHz).

For the linear VCQO design, we formed the block diagram of [Figure 1(b)](#fig1){ref-type="fig"} using one inverting and another noninverting ETDI. The measured responses obtained by simulation and hardware tests are shown in [Figure 2](#fig2){ref-type="fig"}; linear *V* to *f* ~*o*~ variation characteristics had been verified with 1 ≤ *V*(d.c.volt) ≤ 10 which provided a satisfactory tuning range of up to about 1.8 MHz with appropriate choice of *RC* products.

Practical design responses of proposed circuits have been verified with both ICL-8013 and AD-534 type as multiplier elements, along with both AD-844 and AD-846 type CFA devices; satisfactory results with both sets of components had been verified. A comparative summary of some recent quadrature oscillator characteristics is described in [Table 2](#tab2){ref-type="table"}.

5. Some Discussions {#sec5}
===================

Keeping in view the measured responses, a few observations are presented here on functional unit to unit basis; this substantiates the accuracy and versatility of the proposed realization.

*ETDI* (a)Voltage controlled time constant, either enhancement or tapering adjustment at dual input feature with grounded capacitor; typical time domain response shown in [Figure 2(a)](#fig2){ref-type="fig"} verifies the features.(b)With sinusoid signals, 20 dB/decade frequency roll-off had been observed at 3.3 MHz onwards; measured CMRR ≈ 57 dB at *V* ~2~ = −*V* ~1~.(c)Frequency domain phase error is measured as *θ* ~*e*~ ≈ 2.4° at 2 MHz; adjustment of *V* for *τ* ~*o*~ control did not affect this error. Also the ETDI is practically active-insensitive to port mismatch errors (*ε* ≪ 1) \[[@B28], [@B33]\].

*CFA-MMCC* (a)Availability of in-built control voltage node of MMCC adds flexibility to a designer; this feature is verified experimentally by generating a quadrature (integrated) wave modulation response as shown in [Figure 2(f)](#fig2){ref-type="fig"}. This is a useful application of the CFA-MMCC based ETDI.(b)Analysis shows that *θ* ~*e*~ is dominantly caused by parasitic *C* ~*z*~ of CFA device; another component of this error due to MMCC is negligible since *θ* ~*e*~(MMCC) ≈ arctan(*ωRC*/*η*) ≈ 0 as *η* ≈ 10^3^.Thus the overall phase error of *∟F*(*ω*) could be limited to extremely low values for frequencies *ω* ≪ *ω* ~*z*~, after selecting moderate values of *r*, while *τ* ~*o*~ may be tuned by *V*; these two adjustments are noninteracting.

This substantiates the versatility of selecting a composite building block. Phase error had been measured as in [Table 1](#tab1){ref-type="table"}, with *r* = 1 KΩ and *C* ~*z*~ ≈ 4 pF (measured); that is, *f* ~*z*~ ≈ 41 MHz.

*DIFL* (a)Two identical stages, with a common *V* terminal, are cascaded for DIFL topology having nominal phase output of 180°. Tested phase response compounded as *θ* ~*e*~(DIFL) ≈ 5.5° at 2 MHz. Loop was observed to be unable to build up oscillation beyond 2 MHz. Therefore parasitic elements tend to limit the usable range of *f* ~*o*~ ≤ 2 MHz.

*VCQO* (a)Literature shows that albeit some quadrature oscillators were presented earlier, very few \[[@B10], [@B17]\] provide electronically tunable linear *f* ~*o*~ tuning law. These designs are based on electronic tuning by a bias current (*I* ~*b*~) that is replicated from *g* ~*m*~ which requires additional current processing circuitry/hardware consuming extra quiescent power; moreover such *g* ~*m*~-to-*I* ~*b*~ conversion involves thermal voltage \[[@B18]\] and hence temperature sensitivity issues. In view of these comparative attributes, the proposed design appears to be superior.

6. Conclusion {#sec6}
=============

The realization and analysis of a new ETDI and its applicability to the design of linear VCQO using the CFA-MMCC composite building block are presented.

The effects of the device imperfections are examined which are seen to be quite negligible as indicated by low phase and magnitude deviations. The linear *V*-to-*f* ~*o*~ tuning characteristics had been experimentally verified in a range of 60 KHz--1.8 MHz with good quality low distortion sine-wave generation response. It may be mentioned that here the linear *f* ~*o*~ tuning feature is obtained by the simple and direct application of the same control voltage (*V*) to the appropriate terminal of the MMCC building blocks for the two ETDI stages. Additional current processing circuitry for *g* ~*m*~ --to- bias current (*I* ~*b*~) conversion and its associated hardware complexity with additional quiescent power requirement would not be needed as compared to previous OTA based electronically tunable realizations; moreover, this conversion involves thermal voltage (*V* ~*T*~) that may ensue temperature sensitivity issue \[[@B18]\]. Also, use of the superior quality devices \[[@B28], [@B32]\] in the proposed topology is believed to exhibit low distortion generation at extended range of frequencies. A comparative study of similar designs, presented in a concise table, indicates the superiority of the proposed implementation.

As further study, we plan to utilize the linear VCQO for some cognitive radio spectrum assessment applications after translating the proposed design using suitable building blocks with appropriate high frequency specification.
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![Proposed electronically tunable functional circuits.](ISRN2015-690923.001){#fig1}

![Test responses of proposed ETDI and linear VCQO. (a) Response of integrator with square wave input signals at 500 KHz: *V* ~2~ = −*V* ~1~ = 2 Volt(pp), *V* = 5 volt, *R* = 1 KΩ, and *C* = 0.5 nF; measured *C* ~*z*~ ≈ *C* ~*m*~ ≈ 4.2 pF at *V* ~cc~ = 0 ± 12 V.d.c. (b) Quadrature oscillator response at the onset of sinusoidal wave build-up at 1.1 MHz with *R* = 1 KΩ, *C* = 165 pF, and *V* = 5 volt. (c) Spectrum of the response in (b). (d) Lissajous pattern of quadrature signals. (e) VCQO tuning characteristics: dotted line: hardware test; firm line: simulation; band-spread selection: upper curve: *R* = 1 KΩ, *C* = 165 pF; lower curve: *R* = 1.5 KΩ, *C* = 220 pF. (f) Quadrature wave modulation: 1.2 MHz input signal *V* ~2~ = 2 Vpp to ETDI with *V* ~1~ = 0; control voltage = *V* = 2 Vpp at 200 KHz to MMCC.](ISRN2015-690923.002){#fig2}

  ------------ ----- ----- -----
  *f* (MHz)    1     2     3
                           
  *θ* ~*e*~°   1.2   2.4   3.6
  ------------ ----- ----- -----

###### 

Comparative summary on the characteristics of some recent quadrature oscillators.

  Reference    Device used   Electronic tunability   *f* ~*o*~ (KHz) reported   Linear tuning law   THD (%)
  ------------ ------------- ----------------------- -------------------------- ------------------- ------------
  \[[@B9]\]    VOA           No                      160                        No                  No mention
  \[[@B10]\]   CFA           Yes                     80                         Yes                 2.0
  \[[@B11]\]   CDBA          Yes                     900                        No                  3.1
  \[[@B12]\]   CFOA          No                      159                        No                  3.16
  \[[@B13]\]   CDTA          Yes                     1730                       No                  3.0
  \[[@B14]\]   DDCC          No                      1060                       No                  No mention
  \[[@B15]\]   CCCCTA        Yes                     1100                       No                  1.15\~2.94
  \[[@B16]\]   CDBA          No                      16                         No                  1.94
  \[[@B17]\]   OTA           Yes                     64                         Yes                 No mention
  \[[@B18]\]   DVCCTA        Yes                     348                        No                  4.66
  \[[@B19]\]   DVCCTA        Yes                     3183                       No                  No mention
  Proposed     CFA-MMCC      Yes                     1800                       Yes                 2.1

Frequency stability Ψ = 1 in proposed design; also reported Ψ = 1 in \[[@B10]\]; no mention of Ψ in other references above.
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